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ABSTRACT
Single-ISA heterogeneous processors are a promising method
for enabling runtime power flexibility. Low-priority pro-
grams run on low-power cores, and high-priority programs
run on high-power cores. In recent years, a number of meth-
ods for heterogeneous design space exploration have emerged.
These methods search the design space for Pareto frontiers
of cores that are optimal for power and speed. We demon-
strate that a heterogeneous processor cannot be composed
by simply selecting some cores from a Pareto-optimal set;
the selection must give even coverage of the design space.
We then define a metric—clumpiness—for measuring how
well selected heterogeneous cores cover the design space.
Categories and Subject Descriptors
C.4 [Performance of Systems]: Performance attributes,
Design studies
Keywords
Clumpiness; heterogeneous design space exploration; single-
ISA; Pareto-optimal
1. INTRODUCTION
Single-ISA heterogeneous processors are already available
in the consumer space [4], and their design is the topic
of ongoing research. A common method of design space
exploration is to find a set of cores that is Pareto-optimal for
power and speed [5, 8]. These methods do not offer guidance
on which cores should be selected; they expect the designer
to select cores from the Pareto-optimal set using external
criteria. In section 2, we demonstrate that simply selecting
some cores from a Pareto-optimal set will not guarantee that
the selection makes effective use of heterogeneity. Then in
section 3, we propose a metric for clumpiness to quantify
the intuitive notion that a good selection of heterogeneous
cores will provide uniform coverage of the design space.
2. MOTIVATING EXAMPLE
Given two different selections of heterogeneous cores, it
should be possible to determine which is better. Consider
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Figure 1: Two possibilities for selecting four Pareto-
optimal cores for AES. The axes are normalized—1
on the time axis is fastest, 4 is four times slower,
etc. Selection S1 shows two cores clumped together.
figure 1. Two possible ways of selecting four Pareto-optimal
cores are shown. Both selection S1 (top) and selection S2
(bottom) contain cores C1, C3, and C4. S1 also contains
C2a, while S2 contains C2b. All five cores are Pareto-
optimal for power and execution time, but S2 is intuitively
better for two reasons: First, S2 provides the end user
with graceful performance degradation (flexibility) in
a power-constrained environment. If there is insufficient
power to run on, e.g., C3, execution will be on C2b with a
moderate speed reduction. In contrast, the gap between C1
and C2a in S1 is so large that if execution cannot take place
on C2a, the user will experience a significant slowdown when
execution moves to C1. Second, S1 also has the opposite
problem: the gap between C2a and C3 is so small that the
two cores are homogeneous for all practical purposes. There
is no justification for the engineering effort required to
design both, despite the fact that both are Pareto-optimal.
In the following paragraphs, we first note the source of the
data in figure 1. We then show that quantifying the intuitive
difference between the two selections is non-trivial.
Data source We use gem5 [1] and McPAT [6] to simulate
the AES encryption benchmark from EEMBC DENBench
(digital entertainment benchmark) on 3000 out-of-order
cores sampled from a large design space. The design space
includes 19 microarchitectural parameters controlling L1
cache, queues, the branch predictor, etc. We find the Pareto
frontier of cores that are optimal for power and execution
time. From the 76 cores on the frontier, we make two
selections of four cores each (figure 1).
Average waste metric As noted above, time is wasted
when running on a lower-power core. We can quantify
average wasted time, TW , with equation 1. N is the number
of intervals between cores, ∆Pr is the difference between
the highest- and lowest-power core in the set, ∆Pi is the
difference between the highest- and lowest-power core in
interval i, max(Ti) is execution time on the slowest core in
interval i, and Ti is an estimate for average time in interval
i. Ti is derived from all cores in the Pareto-optimal set.
TW =
N∑
i=1
∆Pi
∆Pr
(
max(Ti)− Ti
Ti
)
(1)
Even though differences between selection S1 and S2 are
intuitively significant, their average wasted time differs by
only 5% (table 1). This is because the large gap between C1
and C2a is averaged away by the minuscule gap between
C2a and C3—the two problems with S1 cancel each other
out. We can conclude that a metric based on an average
fails to capture worst-case behavior and cannot effectively
differentiate between a good and bad selection of cores.
Worst-case waste metric An alternative approach
would be to measure worst-case behavior—the selection that
minimizes the maximum gap between cores is considered
best. This approach introduces a masking problem: two
selections could have very similar worst-case gaps between
cores, with the rest of the cores distributed completely
differently (not pictured). Any metric that uses a local
feature of a selection to evaluate the entire selection will
inevitably make erroneous comparisons.
3. A METRIC FOR CLUMPINESS
We propose the clumpiness metric for differentiating be-
tween selections of heterogeneous cores. Clumpiness mea-
sures the same intuitive concept as entropy-based diver-
sity [3], but while diversity is difficult to normalize and de-
pends on a user-selected density function, clumpiness is nor-
malized and does not require tuning. Clumpiness is related
to -coverage and δ-uniformity [7], and ∆-nonuniformity [2].
Clumpiness is represented with כ| (kaph) and is defined in
equation 2 for a 1-dimensional distribution. כ| is calculated
over the range [r1, r2] for N number of ordered points x.
The first term in the numerator of equation 2 measures
the distance from the beginning of the range to the first
point. The second term measures the distance from the last
point to the end of the range. The third term measures the
distance from each intermediate point to the halfway mark
between its two neighboring points. כ| ranges from 0 (even
distribution) to 1 (one tight cluster of points).
כ| = (x1 − r1) + (r2 − xN ) +
∑N−1
i=2 di
r2 − r1 (2)
di =
∣∣∣xi − xi−1 + xi+1
2
∣∣∣
Clumpiness takes all points into account, but measures
point density locally. Local features cannot be averaged
away, but neither can they dominate the metric. Equation 2
Selection S1 Selection S2
Avg. Waste (TW) 24% 19%
Clumpiness (כ|) 47% 22%
Table 1: Clumpiness more accurately quantifies the
intuition that selection S2 is significantly better
can be readily extended to more dimensions, but since we
are considering points that lie on a curve, a 1-dimensional
version of כ| is sufficient.
To measure the clumpiness of selections S1 and S2, we
flatten the points in 2-dimensional, normalized power-time
space to one dimension using the Euclidean distance between
points. E.g., for selection S1, C1 is at the origin. C2a is at
2.45, as this is the Euclidean distance to C1. C3 is at 2.51,
since the Euclidean distance to C2a is only 0.06. r1 and r2
are set to the coordinates of C1 and C4, respectively.
The כ|-values for the two flattened selections are in
table 1. Clumpiness expresses what is intuitively obvious—
that selection S1 is much more clustered (more than 2×),
and that selection S2 gives more even coverage of the space.
4. CONCLUSION
Considerable effort has been invested into methods of de-
sign spaces exploration for power- and speed-optimal cores.
The problem of selecting cores from Pareto-optimal sets has
seen much less attention. We have defined clumpiness (כ|) to
quantify the intuition that some selections of cores are better
than others. Selections with a high כ|-value waste engineer-
ing effort on nearly identical cores while also leaving large
performance gaps between cores. A small כ|, on the other
hand, indicates that a set of cores maximizes runtime flex-
ibility. Unlike related metrics, כ| evaluates both the spread
and uniformity of points without the need to be tuned to
the specific problem. Clumpiness provides a simple way for
evaluating future work on heterogeneous core selection.
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